Go Back   Rage3D » Rage3D Discussion Area » Community and Site Discussions » Front Page News
Rage3D Subscribe Register FAQ Members List Calendar Mark Forums Read

Front Page News News and Rage3D articles as it appears on the frontpage.

Reply
 
Thread Tools Display Modes
Old Sep 25, 2012, 10:42 AM   #1
Advertisement (Guests Only)

Login or Register to remove this ad
caveman-jim
Deposed King of Rage3D
 
Join Date: Oct 2003
Posts: 48,941
caveman-jim doesn't need no stinkin' badgescaveman-jim doesn't need no stinkin' badgescaveman-jim doesn't need no stinkin' badgescaveman-jim doesn't need no stinkin' badgescaveman-jim doesn't need no stinkin' badgescaveman-jim doesn't need no stinkin' badgescaveman-jim doesn't need no stinkin' badgescaveman-jim doesn't need no stinkin' badgescaveman-jim doesn't need no stinkin' badges


Memory JEDEC Publishes DDR4 standard, aiming for double DDR3 bandwidth and stacked memory

DDR4 offers a range of innovative features designed to enable high speed operation and broad applicability in a variety of applications including servers, laptops, desktop PCs and consumer products. In addition to the advantages described later in this release, the new technology has been defined with a goal of simplifying migration and enabling adoption of an industry-wide standard.

The per-pin data rate for DDR4 is specified as 1.6 giga transfers per second to an initial maximum objective of 3.2 giga transfers per second. With DDR3 exceeding its original targeted performance of 1.6 GT/s, it is likely that higher performance speed grades will be added in a future DDR4 update. Other DDR4 attributes tightly intertwined with the planned speed grades, enabling device functionality as well as application adoption, include: a pseudo open drain interface on the DQ bus, a geardown mode for 2,667 MT/s per DQ and beyond, bank group architecture, internally generated VrefDQ and improved training modes.
The DDR4 architecture is an 8n prefetch with two or four selectable bank groups. This design will permit the DDR4 memory devices to have separate activation, read, write or refresh operations underway in each unique bank group. This concept will also improve overall memory efficiency and bandwidth, especially when small memory granularities are used. More information about additional features may be found on the JEDEC website.

In addition, DDR4 has been designed in such a way that stacked memory devices may prove to be a key factor during the lifetime of the technology, with stacks of up to 8 memory devices presenting only a single signal load.


Read the full press release here and download a copy of the specification.
caveman-jim is offline   Reply With Quote
Reply


Currently Active Users Viewing This Thread: 1 (0 members and 1 guests)
 
Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

vB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Forum Jump

Similar Threads
Thread Thread Starter Forum Replies Last Post
PCI-E 4 aiming for 2014 and 16G/T sec; last standard on copper caveman-jim General Hardware 5 Nov 30, 2011 06:01 PM
JEDEC Lowers the Power for DDR3 PeaceKeeper Front Page News 0 Jun 20, 2008 11:46 PM
CrossfireX tri 3870: 400W or 680W??? DDR3 or DDR4??? gamekill Radeon Tweaking, Modding, and Overclocking 4 May 14, 2008 11:19 PM
Intel Aiming to Almost Double Notebook CPU Shipments by 2011 Android1 Front Page News 0 Jan 18, 2008 02:06 PM
JEDEC Finalizes Standards for DDR3 Memory Technology Android1 Front Page News 0 Jun 27, 2007 01:42 PM


All times are GMT -5. The time now is 05:49 AM.



Powered by vBulletin® Version 3.6.5
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
All trademarks used are properties of their respective owners. Copyright ©1998-2011 Rage3D.com
Links monetized by VigLink