Originally Posted by caveman-jim
The PLX chip on the 6990 had 48 lanes multiplexed between the two gpu's and the peg slot. so each gpu could have 16 lanes to talk to the rest of the system or 32 to talk to each other.
hmm then the 7990 nay use this one
maybe why the 7990 is a little late